Lab_Formal_2

You have to check the design equivalence of the generated netlist post dft Verses RTL Verilog files using Formal Verification Techniques.

Steps: -

1. Copy Lab_Formal_2 folder from your computer into the virtual machine inside Labs directory

2. Run dft_script.tcl inside dft folder to generate the formality setup file "SVF File" using the following command
   - dc_shell -f dft_script.tcl | dft.log

3. Open formality script and add the following: -

   - don't verify constraints on scan input and output ports
   - Contant value on all ATPG enable signals

4. Run the script in fm folder using the following command
   - fm_shell -f fm_script.tcl | fm.log

5. Check that all the compare points are succeeded and there are no failing points